| Hyderabad Jobs |
| Banglore Jobs |
| Chennai Jobs |
| Delhi Jobs |
| Ahmedabad Jobs |
| Mumbai Jobs |
| Pune Jobs |
| Vijayawada Jobs |
| Gurgaon Jobs |
| Noida Jobs |
| Hyderabad Jobs |
| Banglore Jobs |
| Chennai Jobs |
| Delhi Jobs |
| Ahmedabad Jobs |
| Mumbai Jobs |
| Pune Jobs |
| Vijayawada Jobs |
| Gurgaon Jobs |
| Noida Jobs |
| Oil & Gas Jobs |
| Banking Jobs |
| Construction Jobs |
| Top Management Jobs |
| IT - Software Jobs |
| Medical Healthcare Jobs |
| Purchase / Logistics Jobs |
| Sales |
| Ajax Jobs |
| Designing Jobs |
| ASP .NET Jobs |
| Java Jobs |
| MySQL Jobs |
| Sap hr Jobs |
| Software Testing Jobs |
| Html Jobs |
| Job Location | Bangalore |
| Education | Not Mentioned |
| Salary | Not Disclosed |
| Industry | IT - Software |
| Functional Area | Embedded / System Software,Embedded, VLSI |
| EmploymentType | Full-time |
Job ID: JR0174375Job Category: EngineeringPrimary Location: Bangalore, KA INOther Locations:Job Type: Experienced HirePre-silicon Validation/Verification EngineerJob DescriptionDevelops preSilicon functional validation tests to verify system will meet design requirements. CreaThe IPG IP Engineering Group is looking for energetic and passionate Pre-Silicon Validation Engineers to verify high speed, state of the art DDRPHY designs that support DDR and LPDDR protocols. Job role involves defining and implementing verification methodology, TB architecture, validation tests and environment to verify DDRPHY. Candidates need to have extensive experience in defining test plan, implementing TB components, coding sequences, checkers, assertions, coverage, and debugging RTL/GLS tests etc. Candidates should possess extensive knowledge of System Verilog, SVA, OVM and/or UVM methodology, and driving Code and Functional coverage closure. Knowledge of C, DPI-C, Formal Verification techniques, JEDEC (LPDDR and DDR) protocols, DFI protocol, AMBA bus protocols is a plus. Candidates should have the ability to work effectively with both internal and external teams and stakeholders. Strong problem solving and communication skills are desired. Candidates should be good team players.tes test plans for RTL validation, defining and running system simulation models, and finding and implementing corrective measures for failing RTL tests. Analyzes and uses results to modify testing.QualificationsCandidate should possess a Bachelors degree with 5-6 years experience or a Masters degree with 4-5 years experience in VLSI Electronics Electrical Computer Engineering or Computer Science from reputed collegesInside this Business GroupIP Engineering Groups (IPG) vision Build IPs that power Intels leadership products and power our customers silicon. We want to attract & retain talent who get joy in building high quality IP and share our core belief that IP is fundamental to transforming Intels silicon design process. IPGs guiding principles will be ensuring Quality (Zero Bugs), Customer Obsession (Delight our Customers) and structured Problem Solving. We are a fearless organization transforming IP development.Legal Disclaimer:Intel prohibits discrimination based on race, color, religion, gender, national origin, age, disability, veteran status, marital status, pregnancy, gender expression or identity, sexual orientation or any other legally protected status.It has come to our notice that some people have received fake job interview letters ostensibly issued by Intel, inviting them to attend interviews in Intel s offices for various positions and further requiring them to deposit money to be eligible for the interviews. We wish to bring to your notice that these letters are not issued by Intel or any of its authorized representatives. Hiring at Intel is based purely on merit and Intel does not ask or require candidates to deposit any money. We would urge people interested in working for Intel, to apply directly at www.jobs.intel.com and not fall prey to unscrupulous elements.INExperienced HireJR0174375BangaloreIP Engineering Group (IPG),
Keyskills :
verificationuvmdesignfailure analysissystem verilogproblem solvingcomputer sciencework effectivelysystem simulationformal verificationcommunication skillsrtlddrbusovmips