| Hyderabad Jobs |
| Banglore Jobs |
| Chennai Jobs |
| Delhi Jobs |
| Ahmedabad Jobs |
| Mumbai Jobs |
| Pune Jobs |
| Vijayawada Jobs |
| Gurgaon Jobs |
| Noida Jobs |
| Hyderabad Jobs |
| Banglore Jobs |
| Chennai Jobs |
| Delhi Jobs |
| Ahmedabad Jobs |
| Mumbai Jobs |
| Pune Jobs |
| Vijayawada Jobs |
| Gurgaon Jobs |
| Noida Jobs |
| Oil & Gas Jobs |
| Banking Jobs |
| Construction Jobs |
| Top Management Jobs |
| IT - Software Jobs |
| Medical Healthcare Jobs |
| Purchase / Logistics Jobs |
| Sales |
| Ajax Jobs |
| Designing Jobs |
| ASP .NET Jobs |
| Java Jobs |
| MySQL Jobs |
| Sap hr Jobs |
| Software Testing Jobs |
| Html Jobs |
| Job Location | Bangalore |
| Education | Not Mentioned |
| Salary | Not Disclosed |
| Industry | Management Consulting / Strategy |
| Functional Area | General / Other Software |
| EmploymentType | Full-time |
Key Skills : HDL Verilog, VHD, Xilinx, Altera FPGA, RTL synthesis, constraints design, timing closure, RTL, CDC, FFT, IFFT, AGC, Channel Estimation/ Equalization, DPD, CFR, Turbo Enoder, Decode, G, LTE, WiFi, WiMAX, FIFOs, RAM Exp : 5 - 7 Sal : Loc : Bangalore email : About the Job RTL Design Engineer:Experience : 5 +years Sound knowledge of RTL frond end design principles. Excellent command over HDL Verilog/ VHDL. Sound knowledge of FPGA design principles. Working with Xilinx/ Altera FPGA is preferable. Must have done RTL synthesis, constraints design, timing closure, RTL designs having CDC. Must have written test benches to verify the RTL design. Must have used the RTL development and debugging tools for FPGA (e.g. vivado for Xilinx). Must have implemented at least a few communication signal processing blocks in RTL (e.g. FFT/ IFFT, AGC, Channel Estimation/ Equalization, DPD, CFR, Turbo Enoder/ Decoder). Must have good understanding of PHY Layer of at least one OFDM based wireless technology (e.g. 5G/ LTE/ WiFi/ WiMAX). LTE experience is preferable. Must know where to use FIFO or RAM in the design. Must have used FIFOs/ RAM in the design. Should know how to write configurable RTL. Should have used CPRI/ OBSA IPs to interface with the RF unit in a wireless communication system. Understanding of RF fundamentals, RF components, RF chain and it s working is advantageous. Ability to learn quickly in a highly dynamic work environment. What You Need for this Position You should have knowledge of: HDL Verilog VHD Xilinx Altera FPGA RTL synthesis constraints design timing closure RTL CDC FFT IFFT AGC Channel Estimation/ Equalization DPD CFR Turbo Enoder Decode G LTE WiFi WiMAX FIFOs RAM,
Keyskills :
verilogfpgaxilinx isehdlaltera quartusfpga designtiming closurertl developmentsignal processingwireless communicationltephyrtlramcdcfftcfrips