skillindiajobs
Hyderabad Jobs
Banglore Jobs
Chennai Jobs
Delhi Jobs
Ahmedabad Jobs
Mumbai Jobs
Pune Jobs
Vijayawada Jobs
Gurgaon Jobs
Noida Jobs
Oil & Gas Jobs
Banking Jobs
Construction Jobs
Top Management Jobs
IT - Software Jobs
Medical Healthcare Jobs
Purchase / Logistics Jobs
Sales
Ajax Jobs
Designing Jobs
ASP .NET Jobs
Java Jobs
MySQL Jobs
Sap hr Jobs
Software Testing Jobs
Html Jobs
IT Jobs
Logistics Jobs
Customer Service Jobs
Airport Jobs
Banking Jobs
Driver Jobs
Part Time Jobs
Civil Engineering Jobs
Accountant Jobs
Safety Officer Jobs
Nursing Jobs
Civil Engineering Jobs
Hospitality Jobs
Part Time Jobs
Security Jobs
Finance Jobs
Marketing Jobs
Shipping Jobs
Real Estate Jobs
Telecom Jobs

SoC Design and Layout Engineer(PO-894-OP)

1.00 to 5.00 Years   Bangalore   20 Apr, 2022
Job LocationBangalore
EducationNot Mentioned
SalaryNot Disclosed
IndustryIT - Software
Functional AreaGeneral / Other Software
EmploymentTypeFull-time

Job Description

    Job ID: JRhidden_mobileJob Category: EngineeringPrimary Location: Bangalore, KA INOther Locations:Job Type: Experienced HireSoC Design and Layout Engineer Job Description As a member of the Advanced Design Library technology group in TMG/DE, you will be at the vanguard of designing analog foundational IP on leading edge Intel processes to meet density and performance scaling goals of Intel CPU and SoC products. AD serves as the design interface with the process development team, working out key design/process interactions for all new processes. You will be responsible for design, Silicon validation and support of primitive copy-exact analog foundational IP that relate to Electrostatic Discharge (ESD) protection device design and integration. These IPs include: ESD diodes, Power clamps, analog transistors, resistors, capacitors, thermal sensing devices and others.Qualifications Responsibilities include but not limited to: Define copy-exact foundational IP in collaboration with analog and I/O designers in product groups and AD. Work with process/device/Reliability stake holders as part of DTCO to co-optimize design and process modeling/rules. Own Design driven layout changes and take them through all PV/RV/ESD characterization flows. Ensure industry standard TFM and EDA support is enabled for all collaterals. Implement test structures in Si to characterize performance metrics. Work with respective stakeholders and efficiently communicate across team and geographies. Minimum Qualification: Candidate should possess a masters in degree in Electrical Engineering or Electronics Engineering. Minimum 1 year of experience in Analog design experience. Minimum 1 year of experience layout development. Solid understanding of semiconductor device physics. Experience in layout design of critical ESD circuits, Custom and ASIC Physical Design, RV. Knowledge of Electronic Design Automation tools, flows and methodology like Virtuoso XL. Understand Layout cleanup expertise and ability to perform DRCs, LVS verifications. Strong analytical ability, problem solving and communication skills. Preferred Qualifications: Minimum 2 years of experience with strong analog design and circuit design experience. Minimum 2 years of experience in layout or template development. Experience in Custom, Analog Layout, Mixed Signal layout design is a plus. Background in semiconductor behavior under ESD conditions. Coding skills of any language to improve efficiency. Such as, TCL, Skill, Perl, or C++ programming.Inside this Business Group As the worlds largest chip manufacturer, Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in the Technology Development and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore s Law to bring smart, connected devices to every person on Earth.Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.Legal Disclaimer:Intel prohibits discrimination based on race, color, religion, gender, national origin, age, disability, veteran status, marital status, pregnancy, gender expression or identity, sexual orientation or any other legally protected status.It has come to our notice that some people have received fake job interview letters ostensibly issued by Intel, inviting them to attend interviews in Intel s offices for various positions and further requiring them to deposit money to be eligible for the interviews. We wish to bring to your notice that these letters are not issued by Intel or any of its authorized representatives. Hiring at Intel is based purely on merit and Intel does not ask or require candidates to deposit any money. We would urge people interested in working for Intel, to apply directly at www.jobs.intel.com and not fall prey to unscrupulous elements.INExperienced HireJRhidden_mobileBangaloreTechnology and Manufacturing,

Keyskills :
auditingbasicequipment designfunctionalcontinuous improvement facilitationsupply chainmixed signalanalog designanalog layoutlayout design

SoC Design and Layout Engineer(PO-894-OP) Related Jobs

© 2020 Skillindia All Rights Reserved