Hyderabad Jobs |
Banglore Jobs |
Chennai Jobs |
Delhi Jobs |
Ahmedabad Jobs |
Mumbai Jobs |
Pune Jobs |
Vijayawada Jobs |
Gurgaon Jobs |
Noida Jobs |
Hyderabad Jobs |
Banglore Jobs |
Chennai Jobs |
Delhi Jobs |
Ahmedabad Jobs |
Mumbai Jobs |
Pune Jobs |
Vijayawada Jobs |
Gurgaon Jobs |
Noida Jobs |
Oil & Gas Jobs |
Banking Jobs |
Construction Jobs |
Top Management Jobs |
IT - Software Jobs |
Medical Healthcare Jobs |
Purchase / Logistics Jobs |
Sales |
Ajax Jobs |
Designing Jobs |
ASP .NET Jobs |
Java Jobs |
MySQL Jobs |
Sap hr Jobs |
Software Testing Jobs |
Html Jobs |
Job Location | Bangalore |
Education | Not Mentioned |
Salary | Not Disclosed |
Industry | IT - Software |
Functional Area | R&D / Product Design |
EmploymentType | Full-time |
Job ID: JR0166298Job Category: EngineeringPrimary Location: Bangalore, KA INOther Locations:Job Type: Experienced HireSOC Design EngineerJob DescriptionIn this position, Candidate will be responsible for leading Layout design and convergence of high speed CPU/SoC design in the latest process technology. Your responsibilities will include but not limited to: Layout design of Datapath and Register Files using semi-automated tools, flows, methodology along with manual polygon edits Partition level Layout planning and convergence Block level/sub-chip level floor-plan, Layout integration, power grid planning, clock routing Abstract view generation and full-chip assembly RC extraction, RC aware routing both manual and semi-auto Coordination with circuit designer Reliability Verification (EM/SH/IR, etc) Physical verification (DFM, DRC, LVS, Density, Antenna) Develop layout design methodologiesQualificationsYou must possess a Masters Degree in VLSI or Electricals or equivalent with at least 7 years of experience in related field or a Bachelors Degree in E and C or Electrical Engineering or equivalent with at least 9 or more years of experience Preferred Experience: - Layout design of high speed partition and/or Datapath or Register file or custom memory - Understanding of Layout design Convergence at Block/partition Level/Sub-system and-or Fullchip - Basic understanding of timing analysis is plus - ICC-TCL Scripting knowledge is must - Strong verbal and written communication skillsInside this Business GroupThe Core and Client Development Group (C2DG) is a worldwide organization focused on the development and integration of SOCs, Core , and critical IPs that power Intels leadership products, driving most of the Client roadmap for CCG, Delivering Server First Cores that enable continued growth for DCG and invest in future disruptive technologies.Legal Disclaimer:Intel prohibits discrimination based on race, color, religion, gender, national origin, age, disability, veteran status, marital status, pregnancy, gender expression or identity, sexual orientation or any other legally protected status.It has come to our notice that some people have received fake job interview letters ostensibly issued by Intel, inviting them to attend interviews in Intel s offices for various positions and further requiring them to deposit money to be eligible for the interviews. We wish to bring to your notice that these letters are not issued by Intel or any of its authorized representatives. Hiring at Intel is based purely on merit and Intel does not ask or require candidates to deposit any money. We would urge people interested in working for Intel, to apply directly at www.jobs.intel.com and not fall prey to unscrupulous elements.INExperienced HireJR0166298Bangalore,
Keyskills :
drawingautocaddraftingmodelingcadintegrated development environmentslayout designrc extractionlayout planningclient developmentSOC Design Engineer