| Hyderabad Jobs |
| Banglore Jobs |
| Chennai Jobs |
| Delhi Jobs |
| Ahmedabad Jobs |
| Mumbai Jobs |
| Pune Jobs |
| Vijayawada Jobs |
| Gurgaon Jobs |
| Noida Jobs |
| Hyderabad Jobs |
| Banglore Jobs |
| Chennai Jobs |
| Delhi Jobs |
| Ahmedabad Jobs |
| Mumbai Jobs |
| Pune Jobs |
| Vijayawada Jobs |
| Gurgaon Jobs |
| Noida Jobs |
| Oil & Gas Jobs |
| Banking Jobs |
| Construction Jobs |
| Top Management Jobs |
| IT - Software Jobs |
| Medical Healthcare Jobs |
| Purchase / Logistics Jobs |
| Sales |
| Ajax Jobs |
| Designing Jobs |
| ASP .NET Jobs |
| Java Jobs |
| MySQL Jobs |
| Sap hr Jobs |
| Software Testing Jobs |
| Html Jobs |
| Job Location | Bangalore |
| Education | Not Mentioned |
| Salary | Not Disclosed |
| Industry | IT - Software |
| Functional Area | General / Other Software |
| EmploymentType | Full-time |
Job ID: JR0144092Job Category: EngineeringPrimary Location: Bangalore, KA INOther Locations:Job Type: Experienced HireSoC design EngineerJob DescriptionCreates bottoms up elements of chip design including but not limited to FET, cell, and block level custom layouts, FUB level floor plans, abstract view generation, RC extraction and schematic to layout verification and debug using phases of physical design development including static timing, wire load models, clock generation, customer polygon editing, auto place and route algorithms, floor planning, and verification. Troubleshoots a wide variety up to and including difficult design issues and applied proactive intervention. Schedules, staffs, executes and verifies complex chips development and execution of project methodologies and/or flow developments. Requires expansive knowledge and practical application of methodologies and physical designQualificationsQualification -Part of digital IP design development team responsible for SIP Qualification on Power Management, Utility Error handling IPs SIPs, which are consumed by Xeon, Client SoC (5nm, 3nm nodes)MS + 6 years or BS + 10 years relevant experience; Major in Electrical Engineering or Computer Engineering Experience Knowledge and working experience of industry standard flows used for Physical design ( RTL 2 GDSII ) techniques related to synthesis, place & route, CTS, timing convergence, layout closure, UPF based power methodology using tools such as Fusion Compiler, PrimeTime, ICC*. Achieve timing convergence, Reliability validation using tools used for resistance, current measurements.Process node knowledge in 7nm, 5nm and familiarity with TSMC SIP flow is added advantageInside this Business GroupThe Silicon Engineering Group is a worldwide organization focused on the development and integration of SOCs, Cores, and critical IPs that power Intel s leadership products. This business group leverages an incomparable mix of experts with different backgrounds, cultures, perspectives, and experiences to unleash the most innovative, amazing, and exciting computing experiences.Legal Disclaimer:Intel prohibits discrimination based on race, color, religion, gender, national origin, age, disability, veteran status, marital status, pregnancy, gender expression or identity, sexual orientation or any other legally protected status.It has come to our notice that some people have received fake job interview letters ostensibly issued by Intel, inviting them to attend interviews in Intel s offices for various positions and further requiring them to deposit money to be eligible for the interviews. We wish to bring to your notice that these letters are not issued by Intel or any of its authorized representatives. Hiring at Intel is based purely on merit and Intel does not ask or require candidates to deposit any money. We would urge people interested in working for Intel, to apply directly at www.jobs.intel.com and not fall prey to unscrupulous elements.INExperienced HireJR0144092Bangalore,
Keyskills :
drawingautocaddraftingmodelingcadintegrated development environmentschip designfloor plansrc extractionfloor planningphysical designpower managementplaceroute