Hyderabad Jobs |
Banglore Jobs |
Chennai Jobs |
Delhi Jobs |
Ahmedabad Jobs |
Mumbai Jobs |
Pune Jobs |
Vijayawada Jobs |
Gurgaon Jobs |
Noida Jobs |
Hyderabad Jobs |
Banglore Jobs |
Chennai Jobs |
Delhi Jobs |
Ahmedabad Jobs |
Mumbai Jobs |
Pune Jobs |
Vijayawada Jobs |
Gurgaon Jobs |
Noida Jobs |
Oil & Gas Jobs |
Banking Jobs |
Construction Jobs |
Top Management Jobs |
IT - Software Jobs |
Medical Healthcare Jobs |
Purchase / Logistics Jobs |
Sales |
Ajax Jobs |
Designing Jobs |
ASP .NET Jobs |
Java Jobs |
MySQL Jobs |
Sap hr Jobs |
Software Testing Jobs |
Html Jobs |
Job Location | Bangalore |
Education | Not Mentioned |
Salary | Not Disclosed |
Industry | IT - Software |
Functional Area | Engineering Design / Construction |
EmploymentType | Full-time |
Come join Intels Client Engineering Group responsible for designing Client SoCs that make up more than half of Intels annual revenue We envision the future of computing and design for the next generation of laptops and desktop computers.We are looking for an SoC System on Chip Design Engineer, specializing in physical design, ready to research design develop and test lead Intel designs as we reimagine how to build SoCs at Intel and in the semiconductor industry.This role is within Intels highly-regarded Devices Development Group headquartered in Portland Oregon. Our bold purpose as a company is to create worldchanging technology that enriches the lives of every person on earth and this role is instrumental in furthering our mission to shape the future of technologyYour responsibilities may include but not be limited to:- SoC Design integration Methodology Clock design Methodology, Power delivery- Drive performance optimization including co optimization work with process teams to create best in class designs- Physical synthesis place and route and clock tree synthesis with Synopsys or Cadence tools- Static timing analysis constraint understanding generation clock stamping and timing closure- Multiple Power Domain analysis using standard Power Formats UPF or CPFIn addition to the qualifications listed below the ideal candidate will also demonstrate the following traits:Self motivator with strong problem solving skillsLeadership skills with willingness to mentor junior designersInterpersonal skillsWritten and verbal communication skillsWillingness to work with teams across project domains and GeosQualificationsYou must possess the below minimum qualifications to be initially considered for this position Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidatesMinimum RequirementsCandidate must have a Bachelors or Masters degree in Electrical andor Computer Engineering or related field3 years of experience in Backend design andor integration Product development and delivery on leading edge process nodesPreferred Qualifications6 years of experience in backend design andor integration, Come join Intels Client Engineering Group responsible for designing Client SoCs that make up more than half of Intels annual revenue We envision the future of computing and design for the next generation of laptops and desktop computers.We are looking for an SoC System on Chip Design Engineer, specializing in physical design, ready to research design develop and test lead Intel designs as we reimagine how to build SoCs at Intel and in the semiconductor industry.This role is within Intels highly-regarded Devices Development Group headquartered in Portland Oregon. Our bold purpose as a company is to create worldchanging technology that enriches the lives of every person on earth and this role is instrumental in furthering our mission to shape the future of technologyYour responsibilities may include but not be limited to:- SoC Design integration Methodology Clock design Methodology, Power delivery- Drive performance optimization including co optimization work with process teams to create best in class designs- Physical synthesis place and route and clock tree synthesis with Synopsys or Cadence tools- Static timing analysis constraint understanding generation clock stamping and timing closure- Multiple Power Domain analysis using standard Power Formats UPF or CPFIn addition to the qualifications listed below the ideal candidate will also demonstrate the following traits:Self motivator with strong problem solving skillsLeadership skills with willingness to mentor junior designersInterpersonal skillsWritten and verbal communication skillsWillingness to work with teams across project domains and GeosQualificationsYou must possess the below minimum qualifications to be initially considered for this position Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidatesMinimum RequirementsCandidate must have a Bachelors or Masters degree in Electrical andor Computer Engineering or related field3 years of experience in Backend design andor integration Product development and delivery on leading edge process nodesPreferred Qualifications6 years of experience in backend design andor integration,
Keyskills :
drawingautocaddraftingmodelingcadclock tree synthesisstatic timing analysiscontinuous improvement facilitationchip designbusiness unitsphysical design