skillindiajobs
Hyderabad Jobs
Banglore Jobs
Chennai Jobs
Delhi Jobs
Ahmedabad Jobs
Mumbai Jobs
Pune Jobs
Vijayawada Jobs
Gurgaon Jobs
Noida Jobs
Oil & Gas Jobs
Banking Jobs
Construction Jobs
Top Management Jobs
IT - Software Jobs
Medical Healthcare Jobs
Purchase / Logistics Jobs
Sales
Ajax Jobs
Designing Jobs
ASP .NET Jobs
Java Jobs
MySQL Jobs
Sap hr Jobs
Software Testing Jobs
Html Jobs
IT Jobs
Logistics Jobs
Customer Service Jobs
Airport Jobs
Banking Jobs
Driver Jobs
Part Time Jobs
Civil Engineering Jobs
Accountant Jobs
Safety Officer Jobs
Nursing Jobs
Civil Engineering Jobs
Hospitality Jobs
Part Time Jobs
Security Jobs
Finance Jobs
Marketing Jobs
Shipping Jobs
Real Estate Jobs
Telecom Jobs

Synthesis & PD methodology-implementation Lead

10.00 to 15.00 Years   Bangalore   09 Jan, 2021
Job LocationBangalore
EducationNot Mentioned
SalaryNot Disclosed
IndustryIT - Software
Functional AreaStatistics / Analytics
EmploymentTypeFull-time

Job Description

Job ID: JR0153501Job Category: EngineeringPrimary Location: Bangalore, KA INOther Locations: India, HyderabadJob Type: Experienced HireSynthesis & PD methodology-implementation LeadJob DescriptionIn this position you will be part a world-class IP physical design team developing groundbreaking high-performance GFX targeting High-End Graphics, Gaming, Artificial Intelligence, Media processing, and other applications. This is a great opportunity to join a talented team, early in the product lifecycle and will include lots of innovation in RTL2GDSII implementation of multi-million gate designs in advanced process nodes, both internal and external. As a Syn/PD Methodology Lead, your responsibilities may include, but not be limited to: Defining and instrumenting Methodology on a wide range of implementation flows, including: o Synthesis with Synopsys Design Compiler DCT/FC-FE o DFT, Scan Insertion, and coverage analysis o Floorplanning with ICC2-DP and internal FP solutions o Multiple Power Domain implementation using standard Power Formats UPF/CPF o Place and Route and clock tree synthesis with Synopsys ICC2/FC-BE o Post-Route flows using well-formulated recipes for best in class power & performance Engaging closely with design teams on these complex IPs to understand the design & convergence challenges, and formulate suitable implementation recipes with a focus on PPA & TAT optimizations Working with 3rd party EDA vendors to resolve tool/flow issues and drive improvements and innovation in design convergence through deployment of next-gen capabilities The ideal candidate should exhibit behavioral traits that indicate: Self-motivator with strong problem-solving skills Strong leadership skills with ability to mentor junior designers Excellent interpersonal skills, including written and verbal communication Ability to work as part of a team and collaborate in a high-paced atmosphere Ability to provide technical direction to the team & influence project execution + methodologyQualifications Mtech/Btech Engineering Degree in field of Electrical, Electronics, Computer Science with 8+/10+ yrs of relevant RTL2GDS experience Demonstrated capability in methodology development and design enablement of complex multi-million gate designs, in areas of Synthesis, Floor-planning, Power-planning, Placement, CTS & Routing is a must Expertise and in-depth knowledge of industry standard EDA tools (Synthesis, Floorplanning, P&R) and ASIC design flow is required Multi-voltage scenarios design handling knowledge is expected. Proficiency in scripting language, such as, Perl & Tcl requiredInside this Business GroupIntel Architecture, Graphics, and Software (IAGS) brings Intels technical strategy to life. We have embraced the new reality of competing at a product and solution level not just a transistor one. We take pride in reshaping the status quo and thinking exponentially to achieve whats never been done before. Weve also built a culture of continuous learning and persistent leadership that provides opportunities to practice until perfection and filter ambitious ideas into execution.Other LocationsIndia, HyderabadLegal Disclaimer:Intel prohibits discrimination based on race, color, religion, gender, national origin, age, disability, veteran status, marital status, pregnancy, gender expression or identity, sexual orientation or any other legally protected status.It has come to our notice that some people have received fake job interview letters ostensibly issued by Intel, inviting them to attend interviews in Intel s offices for various positions and further requiring them to deposit money to be eligible for the interviews. We wish to bring to your notice that these letters are not issued by Intel or any of its authorized representatives. Hiring at Intel is based purely on merit and Intel does not ask or require candidates to deposit any money. We would urge people interested in working for Intel, to apply directly at www.jobs.intel.com and not fall prey to unscrupulous elements.INExperienced HireJR0153501Bangalore,

Keyskills :
deliverymanagementslaaspcommissioningclock tree synthesiseda toolsasic designdesign flowscan insertionphysical designproblem solvingdesign compilercomputer scienceteam development

Synthesis & PD methodology-implementation Lead Related Jobs

© 2020 Skillindia All Rights Reserved