skillindiajobs
Register for Job
Hyderabad Jobs
Banglore Jobs
Chennai Jobs
Delhi Jobs
Ahmedabad Jobs
Mumbai Jobs
Pune Jobs
Vijayawada Jobs
Gurgaon Jobs
Noida Jobs
Oil & Gas Jobs
Banking Jobs
Construction Jobs
Top Management Jobs
IT - Software Jobs
Medical Healthcare Jobs
Purchase / Logistics Jobs
Sales
Ajax Jobs
Designing Jobs
ASP .NET Jobs
Java Jobs
MySQL Jobs
Sap hr Jobs
Software Testing Jobs
Html Jobs
IT Jobs
Logistics Jobs
Customer Service Jobs
Airport Jobs
Banking Jobs
Driver Jobs
Part Time Jobs
Civil Engineering Jobs
Accountant Jobs
Safety Officer Jobs
Nursing Jobs
Civil Engineering Jobs
Hospitality Jobs
Part Time Jobs
Security Jobs
Finance Jobs
Marketing Jobs
Shipping Jobs
Real Estate Jobs
Telecom Jobs

Principal Design Engineer

7.00 to 16.00 Years   Noida   08 Mar, 2021
Cadence Design
Job LocationNoida
EducationNot Mentioned
SalaryNot Disclosed
IndustryIT - Software
Functional AreaGeneral / Other Software
EmploymentTypeFull-time

Job Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.Position Description:

  • Functional Verification Engineer for DDR Memory Controller and Phy IP development team.
  • Position is based in Noida.
  • The role would include functional verification of the DDR Memory Controller and Phy IP solution of Cadence.
  • The work involved will be working with the existing functional verification environment, addition of new features into the verification environment, ensuring various customer configurations are clean as part of verification regressions, supporting customers in case of any issues with using the verification environment, and functional and code coverage.
  • The engineer would be responsible to ensure that the design is in line with the technical and quality requirements set for the team particularly with respect to functional and code coverage.
Position Requirements:
  • BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer, with a large portion of the recent work experience on verification environment development.
  • Strong background on functional verification fundamentals, environment planning, test plan generation, environment development are a must.
  • System Verilog experience and experience with UVM based functional verification environment development is required.
  • Prior RTL Design experience using Verilog is a must so that the verification engineer is self-sufficient for most aspects of debugging.
  • Latest DDR Protocol experience is highly desirable. Prior experience in functional verification and debugging of complex protocols is a must.
  • AXI3/4 experience is a desirable.
  • Prior experience in IP development teams would be an added advantage.
We re doing work that matters. Help us solve what others can t.,

Keyskills :
lightingestimation3d modellingahuauditingrtl designfunctional verificationphyrtluvmddrsetvlsidesignverilogplanningadditionfeaturescadence

APPLY NOW

Principal Design Engineer Related Jobs

© 2020 Skillindia All Rights Reserved