skillindiajobs
Hyderabad Jobs
Banglore Jobs
Chennai Jobs
Delhi Jobs
Ahmedabad Jobs
Mumbai Jobs
Pune Jobs
Vijayawada Jobs
Gurgaon Jobs
Noida Jobs
Oil & Gas Jobs
Banking Jobs
Construction Jobs
Top Management Jobs
IT - Software Jobs
Medical Healthcare Jobs
Purchase / Logistics Jobs
Sales
Ajax Jobs
Designing Jobs
ASP .NET Jobs
Java Jobs
MySQL Jobs
Sap hr Jobs
Software Testing Jobs
Html Jobs
IT Jobs
Logistics Jobs
Customer Service Jobs
Airport Jobs
Banking Jobs
Driver Jobs
Part Time Jobs
Civil Engineering Jobs
Accountant Jobs
Safety Officer Jobs
Nursing Jobs
Civil Engineering Jobs
Hospitality Jobs
Part Time Jobs
Security Jobs
Finance Jobs
Marketing Jobs
Shipping Jobs
Real Estate Jobs
Telecom Jobs

Senior Staff DFT Engineer

5.00 to 8.00 Years   Pune   07 Sep, 2021
Job LocationPune
EducationNot Mentioned
SalaryNot Disclosed
IndustryConsumer Durables / Electronics
Functional AreaGeneral / Other Software
EmploymentTypeFull-time

Job Description

About MarvellAt Marvell, we believe that infrastructure powers progress. That execution is as essential as innovation. That better collaboration builds better technology. Trusted by the world s leading technology companies for 25 years, we move, store, process and secure the world s data with semiconductor solutions designed for our customers current needs and future ambitions. Through a process of deep collaboration and transparency, we re ultimately changing the way tomorrow s enterprise, cloud, automotive, and carrier architectures transform for the better.The data infrastructure that our customers build has never been more critical to our global economy. It s what s keeping the world connected, businesses running, and information flowing. If you re ready to excel, innovate, and truly enjoy your work, apply now for the position detailed below.The OpportunityInfrastructure Processor Business Unit, a part of Networking and Processor Business Group, encompasses OCTEON and the award-winning OCTEON Fusion-M product families. The SoC family of multi-core CPU processors and Radio Access SoCs offer best-in-class performance, low power, rich software ecosystem, virtualization features, and open source application support with highly optimized custom ARM CPU cores providing an excellent solution for a highly flexible end-to-end optimized 5G platform.Today, Marvell-powered 3/4G solutions provide cellular coverage to over a billion people worldwide. In 5G, Marvell offers complete silicon platforms that enable all aspects of the digital processing domain. Marvell is leveraging decades of integration expertise with an unparalleled portfolio of baseband DSPs, Arm multi-core SoCs, purpose-built hardware accelerators, Ethernet connectivity engines and system-level security solutions.Contribute in architecture development and implementation for new DFT features, enhancing existing features , bug fixing.Capability to work on DFT full chip activity and block level closure. Work on latest technology, Mentor and Synopsys tool flow wrt DFT implementation, MBIST and JTAG insertion and verification, Scan insertion and ATPG verificationATE bring up activities and debug, optimizing test time, test area and test power and coverage improvement to enhance performanceTrouble shooting and solving issues/bugs reported by peer or by customerAble to support Juniors for their development , and collaborate with them for project work.Good scripting knowledge would be a big plus.Excellent DFT skill wrt Scan/compression, ATPG, JTAG and MBIST and testing 3rd party IPsStrong knowledge on Scan/compression/wrapper/OCC implementation, ATPG and DFT verificationStrong knowledge of Tessent MBIST insertion and verification flow. Knowledge on Automotive DFT architecture is added advantage. Good understanding and proven project experience on pattern generation(SA & TDF), low power ATPG, SDD, Burn-in and ATE debugging capabilityProven experience on coverage improvement and pattern reductionProven experience on GATE level simulation with and without SDFShould have worked on full chip level and also block level DFT closureUnderstanding on SDC constraint, DFT STA, Linting, formality and DFT rule check will be add on to suitabilityProven experience on Synopsys/Mentor tool flow for implementation and ATPG wrt full chip level workFamiliar with check-in/Checkout database and Bug filing and tracking and documentationExcellent communication skills to communicate the project issues and solution across global teamMust have the ability to multi-task in a fast-paced environment to meet the dead lineBachelors/Masters degree with 5-8 years of relevant experience.The PerksWith competitive compensation and great benefits, you will enjoy our workstyle within an incredible culture. We ll give you all the tools you need to succeed so you can grow and develop with us. For additional information on what it s like to work at Marvell, visit our Careers page.Your FutureMarvell provides a work environment that promotes employee growth and development. We are searching for an individual who wants to grow with the company and will strive to improve performance. If you are driven, personable, and energetic, there will be additional opportunities for you here at Marvell.All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.,

Keyskills :
jtagscan insertionscanopen sourcesocarchitecture developmentcpuapplication supportcommunication skillsgate level simulationstaexceldftcloudcorearmatpgwrtsilicon

Senior Staff DFT Engineer Related Jobs

© 2020 Skillindia All Rights Reserved