Hyderabad Jobs |
Banglore Jobs |
Chennai Jobs |
Delhi Jobs |
Ahmedabad Jobs |
Mumbai Jobs |
Pune Jobs |
Vijayawada Jobs |
Gurgaon Jobs |
Noida Jobs |
Hyderabad Jobs |
Banglore Jobs |
Chennai Jobs |
Delhi Jobs |
Ahmedabad Jobs |
Mumbai Jobs |
Pune Jobs |
Vijayawada Jobs |
Gurgaon Jobs |
Noida Jobs |
Oil & Gas Jobs |
Banking Jobs |
Construction Jobs |
Top Management Jobs |
IT - Software Jobs |
Medical Healthcare Jobs |
Purchase / Logistics Jobs |
Sales |
Ajax Jobs |
Designing Jobs |
ASP .NET Jobs |
Java Jobs |
MySQL Jobs |
Sap hr Jobs |
Software Testing Jobs |
Html Jobs |
Job Location | Hyderabad |
Education | Not Mentioned |
Salary | Not Disclosed |
Industry | IT - Software |
Functional Area | Network / System Administration |
EmploymentType | Full-time |
Job ID: JR*******Job Category: EngineeringPrimary Location: Hyderabad, INOther Locations: India, BangaloreJob Type: Experienced HireSenior Pre-Si IP Validation EngineerJob DescriptionDevelops pre-silicon functional validation tests to verify soft IP of RTL to meet design requirements. Creates test plans for RTL validation, defining and running RTL models, and finding and implementing corrective measures for failing random and focus tests. Analyzes and uses regression results to improve validation and verification coverage.QualificationsMinimum Qualifications: Bachelor degree or Masters in Electrical or Electronics or Computer engineering with at least 7-10 years of experience in complex IP or SOC validation. 4-5 years IP/SoC verification experience and developing Testbench from scratch Proficient in Verification languages like System Verilog and OVM/UVM Experienced in Constraint random verification infrastructure, scoreboard, and checkers development Debugging RTL code using simulation/emulation tools and UPF knowledge Assertion and Functional Coverage experience Candidate should be able to work independently with ownership Must have ability to provide technical guidance to other team members. Preferred skills: Adept in programming languages C, C++ and/or scripting perl/python Sound understanding of modern Computer architecture Verification fundamentals encompassing complex protocol verification (AXI, AHB, SPI, eSPI) or IO Bus protocols Functional verification strategies for low power IP Willing to work in a Dynamic Team-Oriented EnvironmentInside this Business GroupIP Engineering Groups (IPG) vision Build IPs that power Intels leadership products and power our customers silicon. We want to attract & retain talent who get joy in building high quality IP and share our core belief that IP is fundamental to transforming Intels silicon design process. IPGs guiding principles will be ensuring Quality (Zero Bugs), Customer Obsession (Delight our Customers) and structured Problem Solving. We are a fearless organization transforming IP development.Other LocationsIndia, BangaloreLegal Disclaimer:Intel prohibits discrimination based on race, color, religion, gender, national origin, age, disability, veteran status, marital status, pregnancy, gender expression or identity, sexual orientation or any other legally protected status.It has come to our notice that some people have received fake job interview letters ostensibly issued by Intel, inviting them to attend interviews in Intel s offices for various positions and further requiring them to deposit money to be eligible for the interviews. We wish to bring to your notice that these letters are not issued by Intel or any of its authorized representatives. Hiring at Intel is based purely on merit and Intel does not ask or require candidates to deposit any money. We would urge people interested in working for Intel, to apply directly at www.jobs.intel.com and not fall prey to unscrupulous elements.INExperienced HireJR*******HyderabadIP Engineering Group (IPG), Job ID: JR0197163Job Category: EngineeringPrimary Location: Hyderabad, INOther Locations: India, BangaloreJob Type: Experienced HireSenior Pre-Si IP Validation EngineerJob DescriptionDevelops pre-silicon functional validation tests to verify soft IP of RTL to meet design requirements. Creates test plans for RTL validation, defining and running RTL models, and finding and implementing corrective measures for failing random and focus tests. Analyzes and uses regression results to improve validation and verification coverage.QualificationsMinimum Qualifications: Bachelor degree or Masters in Electrical or Electronics or Computer engineering with at least 7-10 years of experience in complex IP or SOC validation. 4-5 years IP/SoC verification experience and developing Testbench from scratch Proficient in Verification languages like System Verilog and OVM/UVM Experienced in Constraint random verification infrastructure, scoreboard, and checkers development Debugging RTL code using simulation/emulation tools and UPF knowledge Assertion and Functional Coverage experience Candidate should be able to work independently with ownership Must have ability to provide technical guidance to other team members. Preferred skills: Adept in programming languages C, C++ and/or scripting perl/python Sound understanding of modern Computer architecture Verification fundamentals encompassing complex protocol verification (AXI, AHB, SPI, eSPI) or IO Bus protocols Functional verification strategies for low power IP Willing to work in a Dynamic Team-Oriented EnvironmentInside this Business GroupIP Engineering Groups (IPG) vision Build IPs that power Intels leadership products and power our customers silicon. We want to attract & retain talent who get joy in building high quality IP and share our core belief that IP is fundamental to transforming Intels silicon design process. IPGs guiding principles will be ensuring Quality (Zero Bugs), Customer Obsession (Delight our Customers) and structured Problem Solving. We are a fearless organization transforming IP development.Other LocationsIndia, BangaloreLegal Disclaimer:Intel prohibits discrimination based on race, color, religion, gender, national origin, age, disability, veteran status, marital status, pregnancy, gender expression or identity, sexual orientation or any other legally protected status.It has come to our notice that some people have received fake job interview letters ostensibly issued by Intel, inviting them to attend interviews in Intel s offices for various positions and further requiring them to deposit money to be eligible for the interviews. We wish to bring to your notice that these letters are not issued by Intel or any of its authorized representatives. Hiring at Intel is based purely on merit and Intel does not ask or require candidates to deposit any money. We would urge people interested in working for Intel, to apply directly at www.jobs.intel.com and not fall prey to unscrupulous elements.INExperienced HireJR0197163HyderabadIP Engineering Group (IPG),
Keyskills :
validationdebuggingtest casescustomer relationssystem verilogbehavioral trainingcomputer architectureprogramming languagesfunctional verificationspisocrtlbusahbupfintelips