Hyderabad Jobs |
Banglore Jobs |
Chennai Jobs |
Delhi Jobs |
Ahmedabad Jobs |
Mumbai Jobs |
Pune Jobs |
Vijayawada Jobs |
Gurgaon Jobs |
Noida Jobs |
Hyderabad Jobs |
Banglore Jobs |
Chennai Jobs |
Delhi Jobs |
Ahmedabad Jobs |
Mumbai Jobs |
Pune Jobs |
Vijayawada Jobs |
Gurgaon Jobs |
Noida Jobs |
Oil & Gas Jobs |
Banking Jobs |
Construction Jobs |
Top Management Jobs |
IT - Software Jobs |
Medical Healthcare Jobs |
Purchase / Logistics Jobs |
Sales |
Ajax Jobs |
Designing Jobs |
ASP .NET Jobs |
Java Jobs |
MySQL Jobs |
Sap hr Jobs |
Software Testing Jobs |
Html Jobs |
Job Summary:
As a member of the Physical Design team, the PD Engineer will be responsible for building next-generation state-of-the-art networking chips in advanced...
floor planningdrcroutingverificationclock tree synthesisstatic timing analysistiming closurephysical designtiming analysispower integritysignal integritysystem integratorssolution developmentparasitic extractionphysical verificationoptim
Skills : Calibre,ICC2,Perl,TCL
Job Locations : Hyderabad
Total vacancies : 3
Experience on EMIR analysis for multi...
floor planningdrcroutingverificationpower analysisphysical designcommercial modelsclock distributiondesign verificationcommunication skillsdftperldesignredhawkvectorsplanningplaceroutetcl
Job ID: JR0166417 Job Category: Engineering Primary Location: Bangalore, KA IN Other Locations: Job Type: Structural Design EngineerJob Description
Develop and maintain leading-edge Physical Verification and Extraction flows addressing the needs Proven experience with 12nm or below tape out. Familiar with Finfet, Dual Patterning and ULV challenge...
changing the worldenvironmental impact assessmentic layoutanalog designquality checklayout designproblem solvingcadence virtuosoplacerouteAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Physical Design Application with 8 to 14 yrs. Strong and In-depth...
scadasalesprogrammingphysical designedistaprimedesigntimingprimetimefundamentalsClock Tree SynthesisPhysical VerificationcadencePlaceRouteAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Job Description Experience in Verilog/VHDL Knowledge of Basic Sy...
test casescustomer relationsbasicPrimetimeClock Tree SynthesisTiming ClosurePhysical DesignStatic Timing AnalysisPhysical VerificationLogic SynthesisDCLQbasictclcadencePlaceRouteAPL
Job Role:
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Strong and In-depth hands on Physical Design Domain/STA/Synthesis....
physical designedistaprimedesigntimingprimetimefundamentalsClock Tree SynthesisPhysical VerificationTiming ClosurecadencePlaceRouteJob Role:
PNR | Eximius Requisition : EXH- 006 Experience : 2 to 10 Location : BLR/ Hyd/ Chennai Job Overview : Must possess hands on experience in P&R; from RTL to GDS including timing closure and Physical...
timing closurephysical verificationgdsrtlpnrdesigntimingclosurePrimetimeClock Tree SynthesisTimingMagmaPhysical SynthesisPower AnalysisPhysical VerificationplanningHerculesPlaceRouteFloParaNVIDIA is seeking passionate, highly motivated, and creative senior design engineers to be part of a team working on industry-leading GPUs and SOCs. This position offers the opportunity to have real i...
apacheedafusionintegrated development environmentsfloor plansrc extractionphysical designproblem solvingworking experiencecommunication skillsstapnrperldesignmobilecadencesynopsysplaceroutetcl
Job ID: JR0154830 Job Category: Engineering Primary Location: Bangalore, KA IN Other Locations: India, Hyderabad Job Type: Experienced Hire Test Chip Design LeadJob Descriptio...
htmladsanimationbrand developmentchip designlogic designproblem solvingtiming analysisdesign compilerdomain analysisplacerouteJob ID: JR0153517 Job Category: Engineering Primary Location: Bangalore, KA IN Other Locations: Job Type: Low Power(CLP)/Spyglass verification Engineer LeadJob Description verificationuvmdesignfailure analysiseda toolsedaupfbusinessPrimetimeClock Tree SynthesisTiming ClosurePhysical DesignStatic Timing AnalysisPhysical VerificationLogic SynthesistclPlaceRoute
Candidate should be MBA / Any Graduate.
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. The candidate will be expected to work with a team of engineers W...
physical synthesisrtlbackendscriptsfeaturessynthesisdebuggingcorrelationEquivalence CheckingFirst EncounterConformal LECUPFClock Tree SynthesisPower AnalysisRTL CodingcadenceMagmaPlaceRouteJob Responsibilities: The employee is responsible for complete physical design of multiple large & complex blocks & sub-system implementation 28nm/16nm and below technology nodes. The employee...
safetycommissioningsiteinspectiontroubleshootingdesign flowtiming closurephysical designphysical verificationiccpvsperlertmspythondesignplaceroutetclasicAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Strong and In-depth hands on Physical Design Domain/STA/Synthesis....
programmingphysical designedistaprimedesigntimingprimetimefundamentalsClock Tree SynthesisPhysical VerificationTiming ClosureDesign Rule CheckingPrimetimecadencePlaceRoute
Candidate should be MBA / Any Graduate.
Job ID: JR0144092 Job Category: Engineering Primary Location: Bangalore, KA IN Other Locations: Job Type: Experienced Hire SoC design EngineerJob Description Creates...
drawingautocaddraftingmodelingcadintegrated development environmentschip designfloor plansrc extractionfloor planningphysical designpower managementplacerouteThe employee is responsible for complete physical design of multiple large & complex blocks & sub-system implementation 28nm/16nm and below technology nodes. The employee is expected to take ownership...
javalinuxjavascriptframeworkdesign flowtiming closurephysical designphysical verificationPhysical DesignplaceroutePython ScriptingAs a Physical Design Engineer , the ideal candidate will be responsible for handling all the aspects of Place & Route in RTL to GDSII implementation of complex ASICs using state of the art EDA tools. ...
planningdrcroutingverificationfront end designclock tree synthesisfront endtiming closurephysical designsignal integritycommunication skillsverbal communicationfloplacerouteelectrical engineeri© 2020 Skillindia All Rights Reserved